Instruction set - PDFSEARCH.IO - Document Search Engine

Instruction set
Results: 2494

#	Item
791	HC17.S4T2 Next-Generation Audio Engine.ppt Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:46:08 Computing Electronic engineering Electronics Tensilica Instruction set Instruction set architectures
792	A Single Chip Terabit Switch Speaker: Fred Heaton Authors: Bill Dally,Wayne Dettloff, John Eyles, Trey Greer, John Poulton, Teva Stone, Steve Tell 1 Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:39:16 Clock signal Computer architecture Network architecture Ethernet Media Independent Interface Instruction set architectures OSI protocols Ethernet over twisted pair Local loop
793	M32Rx/D - A Single Chip Microcontroller with A High Capacity 4MB Internal DRAM Toru Shimizu Mitsubishi Electric Corporation System LSI Division Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:48:33 Central processing unit Instruction set architectures Classes of computers M32R Microarchitecture Instruction set Reduced instruction set computing Computer architecture Computer engineering Computer hardware
794	Microsoft PowerPoint - hotchips5 [Read-Only] Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:49:15 Tensilica Instruction set architectures Acorn Computers ARM architecture GNU Compiler Collection EnSilica Compiler Software Computing Programming language implementation
795	DL205 User Manual Volume 2 of 2 D2–USER–M 1 Vol 2: Table of Contents Add to Reading List Source URL: users.obs.carnegiescience.edu Language: English - Date: 2009-09-25 15:59:26 Microcontrollers Computing Electronics Instruction set architectures Central processing unit ARM architecture
796	:tf/b The CLIPPER® C4 Chipset A Superpipelined, Superscalar Processor Howard Sachs Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:44:12 Parallel computing Superscalar Central processing unit Scalar processor Instruction set architectures R10000 Alpha 21264 Computer architecture Computer hardware Computing
797	A Parallelizing Compiler for UltraSPARC Chris Aoki Peter Damron Kurt Goebel Vinod Grover Xiangyun Kong Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:47:36 Instruction set architectures Microprocessors CPU cache Cache Computer memory UltraSPARC SPARC Processor register Computer hardware Computer architecture Central processing unit
798	Vector IRAM A Media-enhanced Vector Processor with Embedded DRAM Christoforos Kozyrakis, Joseph Gebis, David Martin, Samuel Williams, Ioannis Mavroidis, Steven Pope, Darren Jones, and David Patterson Add to Reading List Source URL: www.hotchips.org Language: English* - Date: 2013-07-27 23:38:22 Computer hardware Vector processor Processor register MIPS architecture CPU cache Instruction set Joint Test Action Group Computer architecture Central processing unit Computing
799	5.5 GFLOPS Vector Units for “Emotion Synthesis” System ULSI Engineering Laboratory, TOSHIBA Corp. A.Kunimatsu, N.Ide, T.Sato, Y.Endo, H.Murakami, T.Kamei, M.Hirano Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:49:08 Parallel computing Very long instruction word Emotion Engine 64-bit Instruction set 128-bit Computer architecture Instruction set architectures Central processing unit
800	__ ___________________________VME – QuicKit Telephony_ The modular design of our QuicKit product line makes it possible to prototype high-performance, Add to Reading List Source URL: www.cacdsp.com Language: English - Date: 2002-06-04 16:04:39 IEEE standards Instruction set architectures MIPS architecture VMEbus Computing Backplane GreenSpring Computers MIPS Magnum Computer buses Computer architecture MIPS Technologies

UPDATE